ECR: A low complexity generalized error cancellation rewiring scheme
Refereed conference paper presented and published in conference proceedings

替代計量分析
.

其它資訊
摘要Rewiring is known to be a new class of logic restructuring technique at least equally powerful in flexibility compared to other logic transformation techniques while being wiring-sensitive, a property particularly useful for interconnect based circuit synthesis processes. One of the most mature rewiring techniques is the ATPG-based Redundancy Addition and Removal (RAR) technique which adds a redundant alternative wire to make an originally irredundant target wire become redundant and thus removable. In this paper, we propose a new Error Cancellation based Rewiring scheme (ECR) which can also do non-RAR based rewiring operations with high efficiency. Based on the notion of error cancellation, we analyze and reformulate the rewiring problem and develop a generalized rewiring scheme being able to detect more rewiring cases which are not obtainable by existing schemes while still maintains low runtime complexity. Comparing with the most recent non-RAR rewiring tool IRRA, the total number of alternative wires found by our approach is about twice while CPU time is just slightly more (26%) upon benchmarks pre-optimized by rewriting of ABC. Copyright 2010 ACM.
著者Yang X., Lam T.-K., Wu Y.-L.
會議名稱47th Design Automation Conference, DAC '10
會議開始日13.06.2010
會議完結日18.06.2010
會議地點Anaheim, CA
會議國家/地區美國
出版年份2010
月份9
日期7
頁次511 - 516
國際標準書號9781450300025
國際標準期刊號0738-100X
語言英式英語
關鍵詞ATPG, Error cancellation, Rewire

上次更新時間 2020-06-08 於 00:38