A charge recycling SAR ADC with a LSB-down switching scheme
Publication in refereed journal

Times Cited
Altmetrics Information

Other information
AbstractThis paper presents a new energy efficient successive approximation analog-to-digital converter (ADC) using a charge recycling and LSB-down switching scheme for the capacitive digital-to-analog converter (CDAC). Compared to the conventional binary weighed CDAC, the proposed technique exhibits a 95% reduction in switching energy, a 50% reduction in capacitor area, and with 30% reduction in nonlinearity under the same unit capacitor size and matching condition. The improvement on the switching energy consumption is the best among reported CDAC switching techniques. To validate the technique, a prototype of 10-bit ADC is fabricated in a 0.13 μm CMOS technology using standard capacitors. With a unit capacitor size of 30 fF, the ADC consumes 15.6 μW from a 0.5 V digital supply and a 1 V analog supply. The measured signal-to-noise-plus- distortion ratio is 54.6 dB (ENOB=8.8) at 1.1 MS/s. The FOM is 31.8 fJ/conv.-step, which is among the best when normalized to the same unit capacitor size.
All Author(s) ListSun L., Li B., Wong A.K.Y., Ng W.T., Pun K.P.
Journal nameIEEE Transactions on Circuits and Systems I: Regular Papers
Volume Number62
Issue Number2
PublisherInstitute of Electrical and Electronics Engineers
Place of PublicationUnited States
Pages356 - 365
LanguagesEnglish-United Kingdom
KeywordsCharge recycling, successive approximation ADC, switching energy efficiency

Last updated on 2020-05-08 at 02:04