A CMOS Low-Dropout Regulator With Dominant-Pole Substitution
Publication in refereed journal

Times Cited
Web of Science39WOS source URL (as at 20/09/2021) Click here for the latest count
Altmetrics Information

Other information
AbstractA dominant-pole substitution (DPS) technique for low-dropout regulator (LDO) is proposed in this paper. The DPS technique involves signal-current feedforward and amplification such that an ultralow-frequency zero is generated to cancel the dominant pole of LDO, while a higher frequency pole substitutes in and becomes the new dominant pole. With DPS, the loop bandwidth of the proposed LDO can be significantly extended, while a standard value and large output capacitor for transient purpose can still be used. The resultant LDO benefits from both the fast response time due to the wide loop bandwidth and the large charge reservoir from the output capacitor to achieve the significant enhancement in the dynamic performances. Implemented with a commercial 0.18-mu m CMOS technology, the proposed LDO with DPS is validated to be capable of delivering 100 mA at 1.0-V output from a 1.2-V supply, with current efficiency of 99.86%. Experimental results also show that the error voltage at the output undergoing 100 mA of load transient in 10-ns edge time is about 25mV. Line transient responses reveal that nomore than 20-mV instantaneous changes at the output when the supply voltage swings between 1.2 and 1.8 V in 100 ns. The power-supply rejection ratio at 3 MHz is -47 dB.
All Author(s) ListHo M, Guo JP, Mak KH, Goh WL, Bu S, Zheng YQ, Tang X, Leung KN
Journal nameIEEE Transactions on Power Electronics
Volume Number31
Issue Number9
Pages6362 - 6371
LanguagesEnglish-United Kingdom
KeywordsDominant pole; low-dropout regulator (LDO); zero generation
Web of Science Subject CategoriesEngineering; Engineering, Electrical & Electronic

Last updated on 2021-21-09 at 00:26