Ripple 2.0: High Quality Routability-Driven Placement via Global Router Integration
Refereed conference paper presented and published in conference proceedings


Full Text

Times Cited
Web of Science1WOS source URL (as at 10/10/2020) Click here for the latest count

Other information
AbstractDue to a significant mismatch between the objectives of wirelength and routing congestion, the routability issue is becoming more and more important in VLSI design. In this paper, we present a high quality placer Ripple 2.0 to solve the routability-driven placement problem. We will study how to make use of the routing path information in cell spreading and relieve congestion with tangled logic in detail. Several techniques are proposed, including (1) lookahead routing analysis with pin density consideration, (2) routing path-based cell inflation and spreading and (3) robust optimization on congested cluster. With the official evaluation protocol, Ripple 2.0 outperforms the top contestants on the ICCAD 2012 Contest benchmark suite.
All Author(s) ListHe X, Huang T, Chow WK, Kuang J, Lam KC, Cai WZ, Young EFY
Name of Conference50th ACM/EDAC/IEEE Design Automation Conference (DAC)
Start Date of Conference29/05/2013
End Date of Conference07/06/2013
Place of ConferenceAustin
Country/Region of ConferenceUnited States of America
Detailed descriptionorganized by ACM Design Automation Conference,
Year2013
Month1
Day1
PublisherIEEE COMPUTER SOC
eISBN978-1-4503-2071-9
ISSN0738-100X
LanguagesEnglish-United Kingdom
Web of Science Subject CategoriesComputer Science; Computer Science, Theory & Methods; Engineering; Engineering, Electrical & Electronic

Last updated on 2020-10-10 at 23:41