A 75dB image rejection IF-Input quadrature sampling SC Sigma Delta modulator
Refereed conference paper presented and published in conference proceedings

Times Cited
Web of Science0WOS source URL (as at 04/05/2021) Click here for the latest count
Altmetrics Information

Other information
AbstractQuadrature sampling of intermediate frequency (IF) signals is subject to the well-known problem of gain and phase mismatches between the in-phase (1) and quadrature (Q) paths of analog circuitry. This paper presents an IF-input quadrature- sampling switched-capacitor (SC) Sigma Delta modulator that circumvents the I/Q mismatch problem by time-sharing between the I and Q paths the critical components, namely, the sampling capacitors and the capacitors of the first-stage feedback digital-to-analog converter. Moreover, a clocking scheme insensitive to I/Q phase imbalance is used. A 3(rd) order lowpass single-loop 1-bit modulator has been designed and fabricated in a 0.35 mu m CMOS process with 2 an active area of 0.57mm. Experimental results show that the modulator achieves an image-rejection ratio (IRR) of greater than 75dB throughout a 100 kHz bandwidth.
All Author(s) ListCheng WT, Pun KP, Choy CS, Chan CF
Name of Conference31st European Solid-State Circuits Conference
Start Date of Conference12/09/2005
End Date of Conference16/09/2005
Place of ConferenceGrenoble
Country/Region of ConferenceFrance
Detailed descriptionorganized by IEEE,
Pages455 - 458
LanguagesEnglish-United Kingdom
Web of Science Subject CategoriesEngineering; Engineering, Electrical & Electronic

Last updated on 2021-05-05 at 00:10