A 0.5 V 65.7 dB 1 MHz continuous-time complex delta sigma modulator
Publication in refereed journal


Times Cited
Web of Science4WOS source URL (as at 13/10/2021) Click here for the latest count
Altmetrics Information
.

Other information
AbstractThis manuscript reports a 0.5 V 1-MHz signal bandwidth third-order continuous-time complex Delta Sigma modulator for analog-to-digital conversion in GFSK receivers. A special common-mode level arrangement and gate-input self-biased amplifiers allows the modulator to meet the speed requirement at the low supply voltage. Realized in a 0.13-mu m triple-well CMOS process and using only standard V-T devices, the modulator achieves a peak SNDR of 61.9 dB, a dynamic range of 65.7 dB and an image rejection ratio of 46.3 dB with 3.4-mW consumption at the nominal supply of 0.5 V, and occupies a die area of 0.9 mm(2).
All Author(s) ListHe XY, Pun KP, Tang SK, Choy CS, Kinget P
Journal nameAnalog Integrated Circuits and Signal Processing
Year2011
Month2
Day1
Volume Number66
Issue Number2
PublisherSpringer Verlag (Germany)
Pages255 - 267
ISSN0925-1030
eISSN1573-1979
LanguagesEnglish-United Kingdom
KeywordsAnalog-to-digital conversion; Continuous-time Delta-Sigma modulator; Low-voltage analog circuits
Web of Science Subject CategoriesComputer Science; Computer Science, Hardware & Architecture; COMPUTER SCIENCE, HARDWARE & ARCHITECTURE; Engineering; Engineering, Electrical & Electronic; ENGINEERING, ELECTRICAL & ELECTRONIC

Last updated on 2021-14-10 at 00:17