Go to Header
Go to Navigation
Go to Content
Go to Footer
Login
Help
中文(繁體)
Research Resources
CUHK UPDates
Theses
Experts List
User Guides
About Us
List of Researchers
> Associate Professor Bei YU
Home
Research Outputs
Researcher Profiles
Department Profiles
Research Areas
Professor YU Bei
Personal Information
Position and Department
Associate Professor
,
Department of Computer Science and Engineering
ORCiD
0000-0001-6406-4810
URL
http://www.cse.cuhk.edu.hk/~byu/
CUHK Research Outputs
1 of 5
Fed2Com: Towards Efficient Compression in Federated Learning
(
2024
)
FuILT: Full Chip ILT System With Boundary Healing
(
2024
)
iEDA: An Open-source infrastructure of EDA
(
2024
)
iPD: An Open-source intelligent Physical Design Tool Chain
(
2024
)
LSTP: A Logic Synthesis Timing Predictor
(
2024
)
Open-Source Differentiable Lithography Imaging Framework
(
2024
)
Performance-Driven Analog Layout Automation: Current Status and Future Directions
(
2024
)
p-Laplacian Adaptation for Generative Pre-trained Vision-Language Models
(
2024
)
Progressively Knowledge Distillation via Re-parameterizing Diffusion Reverse Process
(
2024
)
Routing-aware Legal Hybrid Bonding Terminal Assignment for 3D Face-to-Face Stacked ICs
(
2024
)
SoC-Tuner: An Importance-guided Exploration Framework for DNN-targeting SoC Design
(
2024
)
Towards Automated RISC-V Microarchitecture Design with Reinforcement Learning
(
2024
)
V-GR: 3D Global Routing with Via Minimization and Multi-Strategy Rip-up and Rerouting
(
2024
)
Adaptive Perspective Distillation for Semantic Segmentation
(
2023
)
A GPU-Enabled Level-Set Method for Mask Optimization
(
2023
)
ALCOP: Automatic Load-Compute Pipelining in Deep Learning Compiler for AI-GPUs
(
2023
)
AlphaSyn: Logic Synthesis Optimization with Efficient Monte Carlo Tree Search
(
2023
)
ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
(
2023
)
ATFormer: A Learned Performance Model with Transfer Learning Across Devices for Deep Learning Tensor Programs
(
2023
)
A Unified Framework for Layout Pattern Analysis With Deep Causal Estimation
(
2023
)
AutoGraph: Optimizing DNN Computation Graph for Parallel GPU Kernel Execution
(
2023
)
Bit-Level Quantization for Efficient Layout Hotspot Detection
(
2023
)
BOMIG: A Majority Logic Synthesis Framework for AQFP Logic
(
2023
)
ChatEDA: A Large Language Model Powered Autonomous Agent for EDA
(
2023
)
Concurrent Sign-off Timing Optimization via Deep Steiner Points Refinement
(
2023
)
Conditional Temporal Variational AutoEncoder for Action Video Prediction
(
2023
)
DiffPattern: Layout Pattern Generation via Discrete Diffusion
(
2023
)
DLPlace: A Delay-Line Clocking-based Placement Framework for AQFP Circuits
(
2023
)
Do Not Train It: A Linear Neural Architecture Search of Graph Neural Networks
(
2023
)
DSGN++: Exploiting Visual-Spatial Relation for Stereo-Based 3D Detectors
(
2023
)
Efficient Arithmetic Block Identification with Graph Learning and Network-flow
(
2023
)
Efficient Deep Space Filling Curve
(
2023
)
Efficient ILT via Multi-level Lithography Simulation
(
2023
)
Efficient Model-based OPC via Graph Neural Network
(
2023
)
Enabling Efficient Design Rule Checking with GPU Acceleration
(
2023
)
Fast and Accurate Wire Timing Estimation Based on Graph Learning
(
2023
)
FastGR: Global Routing on CPU-GPU with Heterogeneous Task Graph Scheduler
(
2023
)
FastGR: Global Routing on CPU-GPU with Heterogeneous Task Graph Scheduler
(
2023
)
GPU-accelerated matrix cover algorithm for multiple patterning layout decomposition
(
2023
)
Graph-Learning-Driven Path-Based Timing Analysis Results Predictor from Graph-Based Timing Analysis
(
2023
)
Guest Editors’ Introduction: Special Issue on Machine Learning for CAD/EDA
(
2023
)
Handling Orientation and Aspect Ratio of Modules in Electrostatics-based Large Scale Fixed-Outline Floorplanning
(
2023
)
Heterogenous Acceleration for Design Rule Checking
(
2023
)
IT-DSE: Invariant Risk Minimized Transfer Microarchitecture Design Space Exploration
(
2023
)
Klotski: DNN Model Orchestration Framework for Dataflow Architecture Accelerators
(
2023
)
Lay-Net: Grafting Netlist Knowledge on Layout-Based Congestion Prediction
(
2023
)
Layout Decomposition via Boolean Satisfiability
(
2023
)
LithoBench: Benchmarking AI Computational Lithography for Semiconductor Manufacturing
(
2023
)
LRSDP: Low-Rank SDP for Triple Patterning Lithography Layout Decomposition
(
2023
)
Machine Learning in Advanced IC Design: A Methodological Survey
(
2023
)
Research Interest
VLSI CAD
Machine learning
Cyber-physical systems
Computer vision
Most Relevant Area
Design automation
(
Computer engineering
)
Related Area
Computer architecture
(
Computer science
)
Artificial intelligence
(
Computer science
)
Share Link
Last updated on 2024-03-09 at 16:09
Share Link
Your name*
Your email*
Recipient's name*
Recipient's email*
Message
Auxilliary Information
No information will be stored or shared with any third party.
Cancel
Our policy towards the use of cookies
All Clarivate Analytics websites use cookies to improve your online experience. They were placed on your computer when you launched this website. You can change your cookie settings through your browser.
Ok to Continue
Cookie Policy